20

5

WHAT IS CLAIMED IS:

- 1. A liquid crystal display device having a plurality of pixels, each of the plural pixels comprising a plurality of memory circuits and a plurality of non-volatile memory circuits.
- 2. A device according to claim 1, wherein the memory circuits are static random access memories (SRAM).
- 3. A device according to claim 1, wherein the memory circuits are ferroelectric random access memories (FeRAM).
 - 4. A device according to claim 1, wherein the memory circuits are dynamic random access memories (DRAM).
- 5. A device according to claim 1, wherein the non-volatile memory circuits are non-volatile electrically erasable programmable read only memories (EEPROM).
 - 6. A device according to claim 1, wherein the memory circuits are formed on a glass substrate.
 - 7. A device according to claim 1, wherein the memory circuits are formed on a plastic substrate.
- 8. A device according to claim 1, wherein the memory circuits are formed on a stainless steel substrate.

15

- 9. A device according to claim 1, wherein the memory circuits are formed on a single crystal wafer.
- 10. An electronic device comprising a liquid crystal display device according to claim1.
 - 11. An electronic device according to claim 10, wherein the electronic device is selected from the group consisting of a television set, a personal computer, a portable terminal, a video camera, and a head mounted display.
 - 12. A liquid crystal display device having a plurality of pixels, each of the plural pixels comprising:
 - $n \times m$ memory circuits for storing m (m is a natural number and satisfies $1 \le m$) frames of n (n is a natural number and satisfies $2 \le n$) bit digital video signals; and
 - $n \times k \text{ non-volatile memory circuits for storing } k \text{ (k is a natural number and} \\$ satisfies $1 \le k)$ of the n bit digital video signals.
 - 13. A device according to claim 12, wherein the memory circuits are static random access memories (SRAM).
 - 14. A device according to claim 12, wherein the memory circuits are ferroelectric random access memories (FeRAM).
- 15. A device according to claim 12, wherein the memory circuits are dynamic random access memories (DRAM).

15

- 16. A device according to claim 12, wherein the non-volatile memory circuits are non-volatile electrically erasable programmable read only memories (EEPROM).
- 17. A device according to claim 12, wherein the memory circuits are formed on a glass substrate.
 - 18. A device according to claim 12, wherein the memory circuits are formed on a plastic substrate.
 - 19. A device according to claim 12, wherein the memory circuits are formed on a stainless steel substrate.
 - 20. A device according to claim 12, wherein the memory circuits are formed on a single crystal wafer.
 - 21. An electronic device comprising a liquid crystal display device according to claim 12.
- 22. An electronic device according to claim 21, wherein the electronic device is selected from the group consisting of a television set, a personal computer, a portable terminal, a video camera, and a head mounted display.
- 23. A liquid crystal display device having a plurality of pixels, each of the plural pixels comprising:
- a source signal line;

10

15

20

25

n (n is a natural number and satisfies $2 \le n$) writing gate signal lines;

n reading gate signal lines;

n writing transistors;

n reading transistors;

n × m memory circuits for storing m (m is a natural number and satisfies 1 ≤
m) frames of n bit digital video signals;

 $n \times k$ non-volatile memory circuits for storing k (k is a natural number and satisfies $1 \le k$) of the n bit digital video signals;

2n memory circuit selecting units;

2n non-volatile memory circuit selecting units; and

a liquid crystal element,

wherein each gate electrode of the n writing transistors is electrically connected to one of the n writing gate signal lines, with no two gate electrodes sharing the same writing gate signal line,

wherein each input electrode of the n writing transistors is electrically connected to the source signal line,

wherein each output electrode of the n writing transistors is electrically connected to one of m circuits out of the $n \times m$ memory circuits through one of n units out of the 2n memory circuit selecting units, each memory circuit selecting unit making selection for no more than one output electrode,

wherein each output electrode of the n writing transistors is electrically connected to one of k circuits out of the $n \times k$ non-volatile memory circuits through one of n units out of the 2n non-volatile memory circuit selecting units, each non-volatile memory circuit selecting unit making selection for no more than one output electrode.

wherein each gate electrode of the n reading transistors is electrically connected

15

to one of the n reading gate signal lines, with no two gate electrodes sharing the same reading gate signal line,

wherein each input electrode of the n reading transistors is electrically connected to one of m circuits out of the $n \times m$ memory circuits through one of n units out of the 2n memory circuit selecting units, each memory circuit selecting unit making selection for no more than one input electrode,

wherein each input electrode of the n reading transistors is electrically connected to one of k circuits out of the $n \times k$ non-volatile memory circuits through one of n units of the 2n non-volatile memory circuit selecting units, each non-volatile memory circuit selecting unit making selection for no more than one input electrode, and

wherein each output electrode of the n reading transistors is electrically connected to one of electrodes of the liquid crystal element.

24. A device according to claim 23,

wherein one of the m memory circuits is selected by one of the memory circuit selecting units, or one of the k non-volatile memory circuits is selected by one of the non-volatile memory circuit selecting unit, to communicate the selected memory circuit or non-volatile memory circuit with the output electrode of its associated writing transistor, thereby writing the digital video signals in the selected memory circuit, or

wherein one of the m memory circuits is selected by one of the memory circuit selecting units, or one of the k non-volatile memory circuits is selected by one of the non-volatile memory circuit selecting unit, to communicate the selected memory circuit or non-volatile memory circuit with the input electrode of its associated reading transistor, thereby reading the digital video signals stored in the selected memory circuit.

25. A device according to claim 23, further comprising:

shift registers for outputting sampling pulses sequentially in response to clock signals and start pulses;

first latch circuits for holding n (n is a natural number and satisfies $2 \le n$) bit digital video signals in response to the sampling pulses;

second latch circuits for receiving the n bit digital video signals that have been held in the first latch circuits; and

bit selecting circuits for selecting the n bit digital video signals transferred to the second latch circuits one bit by one bit to output the signals to the source signal line.

26. A device according to claim 23, wherein the memory circuits are static random access memories (SRAM).

27. A device according to claim 23, wherein the memory circuits are ferroelectric random access memories (FeRAM).

- 28. A device according to claim 23, wherein the memory circuits are dynamic random access memories (DRAM).
- 29. A device according to claim 23, wherein the non-volatile memory circuits are non-volatile electrically erasable programmable read only memories (EEPROM).
 - 30. A device according to claim 23, wherein the memory circuits are formed on a glass substrate.

- 31. A device according to claim 23, wherein the memory circuits are formed on a plastic substrate.
- 32. A device according to claim 23, wherein the memory circuits are formed on a stainless steel substrate.
 - 33. A device according to claim 23, wherein the memory circuits are formed on a single crystal wafer.
 - 34. An electronic device comprising a liquid crystal display device according to claim 23.
 - 35. An electronic device according to claim 34, wherein the electronic device is selected from the group consisting of a television set, a personal computer, a portable terminal, a video camera, and a head mounted display.
 - 36. A liquid crystal display device having a plurality of pixels, each of the plural pixels comprising:
 - n (n is a natural number and satisfies $2 \le n$) source signal lines;
 - a writing gate signal line;
 - n reading gate signal lines;
 - n writing transistors;
 - n reading transistors;
- n \times m memory circuits for storing m (m is a natural number and satisfies 1 \leq
- 25 m) frames of n bit digital video signals;

10

15

20

25

 $n \times k$ non-volatile memory circuits for storing k (k is a natural number and satisfies $1 \le k$) of the n bit digital video signals;

2n memory circuit selecting units;

2n non-volatile memory circuit selecting units; and

a liquid crystal element,

wherein each gate electrode of the n writing transistors is electrically connected to the writing gate signal line,

wherein each input electrode of the n writing transistors is electrically connected to one of the n source signal lines, with no two input electrodes sharing the same source signal line,

wherein each output electrode of the n writing transistors is electrically connected to one of m circuits out of the $n \times m$ memory circuits through one of n units out of the 2n memory circuit selecting units, each memory circuit selecting unit making selection for no more than one output electrode,

wherein each output electrode of the n writing transistors is electrically connected to one of k circuits out of the $n \times k$ non-volatile memory circuits through one of n units out of the 2n non-volatile memory circuit selecting units, each non-volatile memory circuit selecting unit making selection for no more than one output electrode,

wherein each gate electrode of the n reading transistors is electrically connected to one of the n reading gate signal lines, with no two gate electrodes sharing the same reading gate signal line,

wherein each input electrode of the n reading transistors is electrically connected to one of m circuits out of the $n \times m$ memory circuits through one of n units out of the 2n memory circuit selecting units, each memory circuit selecting unit making selection for no more than one input electrode,

10

wherein each input electrode of the n reading transistors is electrically connected to one of k circuits out of the $n \times k$ non-volatile memory circuits through one of n units out of the 2n non-volatile memory circuit selecting units, each non-volatile memory circuit selecting unit making selection for no more than one input electrode, and

wherein each output electrode of the n reading transistors is electrically connected to one of electrodes of the liquid crystal element.

37. A device according to claim 36,

wherein one of the m memory circuits is selected by one of the memory circuit selecting units, or one of the k non-volatile memory circuits is selected by one of the non-volatile memory circuit selecting unit, to communicate the selected memory circuit or non-volatile memory circuit with the output electrode of its associated writing transistor, thereby writing the digital video signals in the selected memory circuit, or

wherein one of the m memory circuits is selected by one of the memory circuit selecting units, or one of the k non-volatile memory circuits is selected by one of the non-volatile memory circuit selecting unit, to communicate the selected memory circuit or non-volatile memory circuit with the input electrode of its associated reading transistor, thereby reading the digital video signals stored in the selected memory circuit.

38. A device according to claim 36, further comprising:

shift registers for outputting sampling pulses sequentially in response to clock signals and start pulses;

first latch circuits for holding 1 bit digital video signal out of n (n is a natural number and satisfies $2 \le n$) bit digital video signals in response to the sampling pulses:

25 and

10

15

25

second latch circuits for receiving the 1 bit digital video signal that has been held in the first latch circuits to output the 1 bit digital video signal to the source signal lines.

39. A device according to claim 36, further comprising:

shift registers for outputting sampling pulses sequentially in response to clock signals and start pulses;

latch circuits for holding 1 bit digital video signal in response to the sampling pulses; and

bit selecting circuits for selecting one of the source signal lines in order to output the 1 bit digital video signal that has been held in the latch circuits to the selected source signal line.

- 40. A device according to claim 36, wherein the memory circuits are static random access memories (SRAM).
- 41. A device according to claim 36, wherein the memory circuits are ferroelectric random access memories (FeRAM).
- 42.A device according to claim 36, wherein the memory circuits are dynamic random access memories (DRAM).
 - 43. A device according to claim 36, wherein the non-volatile memory circuits are non-volatile electrically erasable programmable read only memories (EEPROM).
 - 44. A device according to claim 36, wherein the memory circuits are formed on a glass

substrate.

45. A device according to claim 36, wherein the memory circuits are formed on a plastic substrate.

5

10

15

20

25

- 46. A device according to claim 36, wherein the memory circuits are formed on a stainless steel substrate.
- 47. A device according to claim 36, wherein the memory circuits are formed on a single crystal wafer.
- 48. An electronic device comprising a liquid crystal display device according to claim 36.
- 49. An electronic device according to claim 48, wherein the electronic device is selected from the group consisting of a television set, a personal computer, a portable terminal, a video camera, and a head mounted display.
- 50. A method of driving a liquid crystal display device using n (n is a natural number and satisfies $2 \le n$) bit digital video signals to display an image, the liquid crystal display device including a source signal line driver circuit, a gate signal line driver circuit, and a plurality of pixels,

wherein shift registers in the source signal line driver circuit output sampling pulses, which are inputted to latch circuits, which hold the digital video signals in response to the sampling pulses, the held digital video signals being written in a source signal

line,

wherein gate signal line selecting pulses are outputted in the gate signal line driver circuit to select a gate signal line, and

wherein one of the following (a) through (e) is conducted in pixels in the row of the selected gate signal line out of the plural pixels:

- (a) the n bit digital video signals inputted from the source signal line are written in memory circuits;
 - (b) the n bit digital video signals stored in the memory circuits are read;
- (c) the n bit digital video signals inputted from the source signal line or the n bit digital video signals stored in the memory circuits are written in non-volatile memory circuits;
- (d) the n bit digital video signals stored in the non-volatile memory circuits are read; and
- (e) the n bit digital video signals stored in the non-volatile memory circuits are written in the memory circuits.
- 51. A method according to claim 50, wherein, during a still image display period, the n bit digital video signals stored in the memory circuits are repeatedly read to display a still image, so that the source signal line driver circuit can stop its operation.
- 52. An electronic device employing a method of driving a liquid crystal display device according to claim 50.
- 53. An electronic device according to claim 52, wherein the electronic device is selected from the group consisting of a television set, a personal computer, a portable

25

10

terminal, a video camera, and a head mounted display.

54. A method of driving a liquid crystal display device using n (n is a natural number and satisfies $2 \le n$) bit digital video signals to display an image, the liquid crystal display device including a source signal line driver circuit, a gate signal line driver circuit, and a plurality of pixels,

wherein shift registers in the source signal line driver circuit output sampling pulses, which are inputted to latch circuits, which hold the digital video signals in response to the sampling pulses, the held digital video signals being written in a source signal line,

wherein gate signal line selecting pulses are outputted in the gate signal line driver circuit to select gate signal lines in order from the first row, and

wherein the n bit digital video signals are written in or read out the plural pixels in order from the first row.

- 55. A method according to claim 54, wherein, during a still image display period, the n bit digital video signals stored in the memory circuits are repeatedly read to display a still image, so that the source signal line driver circuit can stop its operation.
- 56. An electronic device employing a method of driving a liquid crystal display device according to claim 54.
- 57. An electronic device according to claim 56, wherein the electronic device is selected from the group consisting of a television set, a personal computer, a portable terminal, a video camera, and a head mounted display.

5

58. A method of driving a liquid crystal display device using n (n is a natural number and satisfies $2 \le n$) bit digital video signals to display an image, the liquid crystal display device including a source signal line driver circuit, a gate signal line driver circuit, and a plurality of pixels,

wherein shift registers in the source signal line driver circuit output sampling pulses, which are inputted to latch circuits, which hold the digital video signals in response to the sampling pulses, the held digital video signals being written in a source signal line,

wherein the gate signal line driver circuit selects a gate signal line by outputting a gate signal line selecting pulse to an arbitrarily specified row of gate signal line, and wherein the n bit digital video signals are written in or read out pixels in the arbitrarily selected row of gate signal line out of the plural pixels.

- 59. A method according to claim 58, wherein, during a still image display period, the n bit digital video signals stored in the memory circuits are repeatedly read to display a still image, so that the source signal line driver circuit can stop its operation.
- 60. An electronic device employing a method of driving a liquid crystal display device according to claim 58.

61. An electronic device according to claim 60, wherein the electronic device is selected from the group consisting of a television set, a personal computer, a portable terminal, a video camera, and a head mounted display.